Blind-oversampling adaptive oversample-level DFE receiver for unsynchronized global on-chip serial links
نویسندگان
چکیده
Blind-oversampling adaptive oversample-level decision feedback-equalized (DFE) receiver is presented for use in global onchip serial links. The blind oversampling is adopted to avoid receiver synchronization for reliable channel data reception, and the adaptive oversample-level DFE is used to reduce data-dependent jitter and ease oversampling data recovery regardless of PVT variations. Test results in a 0.13 m CMOS process indicated that the proposed approach achieves up to 37.5% improvement on data rate as compared to conventional approaches, and verified operation at 2.80-Gb/s data rate with 2.31-pJ/bit energy over a 10-mm-long lossy global on-chip interconnect.
منابع مشابه
Algorithm Design of Variable Symbol Rate of QAM Cable Receiver Chip
Concerning with the system level design of QAM cable receiver chip for cable HDTV DSP-based modem application, a receiver structure with joint Quadrature Amplitude Demodulator is introduced, blind decision feedback equalizer (DFE) loop, variable symbol timing recovery loop, carrier recovery loop and AGC loop. The architecture of blind DFE, with Constant Modulus Algorithm (CMA) initialization bl...
متن کاملOn the Practical Aspects of Joint Passive Phase Conjugation and Equalization Underwater Communication Systems
Underwater acoustic communication systems suffer from the channel impairments which results in time spreading of the transmitted signal. In underwater environment, multiple replicas of the transmitted signal are received at the receiver through different paths, which causes significant Inter-Symbol Interference (ISI). Decision Feedback Equalizers (DFE) was utilized to overcome this type of inte...
متن کاملA 0.8μm CMOS 2.5Gbps Oversampling Receiver and Transmitter for Serial Links*
A receiver targeting OC-48 (2.488Gbps) serial data link has been designed and integrated in a 0.8μm CMOS process. An experimental receiving front end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gatespeed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3x oversampled ...
متن کاملA 0.8- m CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links
A receiver targeting OC-48 (2.488 Gb/s) serial data link has been designed and integrated in a 0.8m CMOS process. An experimental receiving front-end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gate-speed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3 oversampled ...
متن کاملA 0.8-pm CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links
A receiver targeting OC-48 (2.488 Gbk) serial data link has been designed and integrated in a O.8-pm CMOS process. An experimental receiving front-end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gate-speed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3x oversample...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Electronic Express
دوره 10 شماره
صفحات -
تاریخ انتشار 2013